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ABSTRACT 
The programming of distributed systems requires specific development and analysis 
tools. The difficulty arises because current programming languages require the 
programmer to specify a problem to be solved at a low level of abstraction in an 
imperative form. An alternative approach is to specify the problem to be solved at a high-
level in a functional language. Program transformation can then be used to derive a 
parallel algorithm. Such algorithms can be run on parallel computers which automatically 
exploit the implicit parallelism in a functional language program. We present a new 
methodology for systematically synthesizing algorithms for various parallel architectures 
(static and dynamic). Our technique would be applied to produce parallel algorithms for 
problems as diverse as dynamic programming, tessellation of the plane, fractal image 
generation and Fourier transformation. 
INTRODUCTION 
The widespread use of parallel computers has been hampered by the difficulty of load 
distribution amongst a cooperating group of processors. The difficulty arises because 
current programming languages require the programmer to specify a problem to be 
solved at a low level of abstraction in an imperative form. Thus the programmer must 
immediately encode an architecture-specific algorithm detailing every communication 
and computation. This process is prone to error and complicates the reuse of applications. 
An alternative approach is to specify the problem to be solved at a high-level in a 
functional language. Program transformation can then be used to derive a parallel 
algorithm. Such algorithms can be run on parallel computers which automatically exploit 
the implicit parallelism in a functional language program. We show this by producing 
functional language code that explicitly expresses the computations and communications 
to be performed by the processors. This simplifies compilation, yields faster programs 
and enables parallel applications to be developed for a wide variety of parallel computer 
architectures. We present a new methodology for systematically synthesizing algorithms 
for various parallel architectures (static and dynamic). Thus we overcome one of the main 
problems associated with program synthesis by unfold/fold transformation (Arpaci 2001, 
Deminet 1982, Diniz 1999), in which it simplifies the possible program transformation at 
any stage in the synthesis. With an architecture specification, the synthesis is much more 
focused on the need to remove redundant computations by introducing interprocessor 
communication. Our technique would be applied to produce parallel algorithms for 
problems as diverse as dynamic programming, tessellation of the plane, fractal image 
generation and Fourier transformation. 
In this paper, two new goal-seeking program transformation methodologies have been 
developed as the following: 
1. Transformation to Static Architectures: Processors are modeled by functions and 
interprocessor communication is modeled by function decomposition. 
2. Transformation to Dynamic Architectures: Processors are modeled by functions 
and message routing mechanism is modeled by set abstraction. 
The methodologies enable a high-level functional specification of the application and 
a high-level functional abstraction of the target computer architecture to be systematically 
manipulated to produce an efficient parallel algorithm tailored to the target architecture. 
We outline the technique and demonstrate its effectiveness by producing two parallel 
sorting algorithms for two different architectures (Pipeline and Message-Passing). The 
next section briefly describes the design approach in which machine-independent issues 
such as concurrency are considered early, and machine-dependent aspects of design are 
delayed until late in the design process. Section 3 describes models of computation for 
static and dynamic architectures. Section 4 provides a categorization of load distribution. 
Section 5 previews the two new transformation algorithms designed to solve the sorting 
problem in the two classes of parallel computers. Finally, in section 6 we list some 
concluding remarks. 
Design Approach 
Most programming problems have several parallel solutions (Gehani 1984, Roosta 
2000, Lim 1994, Kwok 1999). The best solution may differ from that suggested by the 
existing sequential algorithm. The design methodology that we describe is intended to 
foster an exploratory approach to design in which machine-independent issues such as 
concurrency are considered early, and machine-dependent aspects of design are delayed 
until late in the design process. This methodology structures the design process as four 
distinct stages. In the first two stages, we focus on concurrency and scalability and seek 
to discover algorithms with these qualities. In the third and forth stages, attention shifts to 
locality and other performance-related issues. The four stages are illustrated in Figure 1 
and can be summarized as follows: 
• Partitioning: The computation that is to be performed and the data operated on by 
this computation are decomposed into small tasks. Practical issues such as the number 
of processors in the target computer are ignored, and attention is focused on 
recognizing opportunities for parallel execution. 
• Communication: The communication required to coordinate task execution is 
determined, and appropriate communication structures and algorithms are defined. 
• Agglomeration: The task and communication structures defined in the first two 
stages of a design are evaluated with respect to performance requirements and 
implementation costs. If necessary, tasks are combined into larger tasks to improve 
performance or to reduce development costs. 
• Mapping: Each task is assigned to a processor in a manner that attempts to satisfy the 
competing goals of maximizing processor utilization and minimizing communication 
costs. Mapping can be specified statically (at compile time) or dynamically (at run 
time) by load-balancing algorithms. 
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Figure 1. A design methodology for parallel applications. Starting with a problem, specification, we 
develop a partition, determine communication requirements, agglomerate tasks, and finally map tasks to 
processors. 
In the final stage of the parallel algorithm design process, we specify where each task 
is to be executed. The mapping problem is know to be NP-Complete (Attie 2001, Bitton 
1984, Deminet 1984), meaning that no computationally tractable (polynomial time) 
algorithm can exist for evaluating these tradeoffs in the general case. However, 
considerable knowledge has been gained on specialized strategies and heuristics and the 
classes of problem for which they are effective. This mapping problem does not arise on 
uniprocessor or on shared-memory computers that provide automatic task scheduling 
(Greenbaum 1989, Hasselbring 2000, Roosta 2001). In these computers, a set of tasks 
and associated communication requirements is a sufficient specification for a parallel 
algorithm; operating system or hardware mechanisms can be relied upon to schedule 
executable tasks to available processors. Unfortunately, general-purpose mapping 
mechanisms have yet to be developed for scalable parallel computers. In general, 
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mapping remains a difficult problem that must be explicitly addressed when designing 
parallel algorithms. Our goal in developing mapping algorithms is normally to minimize 
total execution time (Tzen 1993, Saks 2000). We use two strategies to achieve this goal: 
Asynchronous Mapping: We place tasks that are able to execute concurrently on 
different processors, so as to enhance concurrency. 
Synchronous Mapping: We place tasks that communicate frequently on the same 
processor, so as to increase locality. 
Models of Parallel Computations 
We present new program transformation techniques for two classes of parallel 
computer architectures as the following: 
• Static Architectures have fixed interprocessor connection and these are represented 
straightforwardly in a functional language: processors are modeled by functions and 
interprocessors communication can be modeled by function composition (f»g). The 
expression ( / • g )x, which means f(g (x)), indicates that the processor calculating / 
takes its input from the processor calculating g(x). 
• Dynamic Message-Passing Architectures have a message routing mechanism which 
routes messages of the form Msgfdestination, contents) to the appropriate destination 
processor. Thus any processor may send messages to any other processor. These 
architectures may be represented in a functional language using functions to model 
the processors and set abstraction to model the message routing. The router may be 
physically implemented in various ways, for example, in the ALICEC machine 
(Burns 1989) it is implemented using a delta topology; in the Thinking Machines 
Connection Machine CM2 (Connection-Machine 1987) the routing is achieved by 
hypercube hardware and routing software. 
Figures 2 and 3 show functional language representation of these two types of 
architectures. 
Processor 
Routing 
Network 
Answer 
Messages Out 
Figure 2. Functional representation of a dynamic message-passing architecture. Initial messages are 
determined by the problem specification. 
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declare fl, f2, f3: list num -> list num; 
Q and I are of type list num; 
( f . g ) x = f(g(x)); 
-»Q = ( f3«f2»f l ) I ; 
declare fl, f2, O, f4: list num -> list num; 
declare f5, f6, f7: list num x list num -> list num; 
Q is of type list num; 
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type FourStreams— list num X list num X list num X list num; 
declare fl 1, fl2, ... , f32, f33: FourStreams -> FourStreams; 
T is of type list list FourStreams; 
Let T = {[fl l([],[],wcst(T at (1,2)), north(T at (2,1))), 
fl2(east(T at (1,1)), [], westfT at (1,3)), north(T at (2,2))), 
fl3(east(T at (1,2)), [], [], north(T at (2,3))) ], 
[f21([],south(T at (l,l)),west(T at (2,2)),north(T at (3,1))), 
f22(east(T at (2,l)),south(T at (l,2)),west(T at (2,3)),north(T at (3,2))), 
f23(east(T at (2,2)), south(T at (1,3)), [], north(T at (3,3))) ], 
[f31([],south(T at (2,1)), west(T at (3,2)), []), 
132(east(T at (3,1)), south(T at (3,2)), west(T at (3,3)), []), 
B3(east(T at (3,2)), south(T at (2,3)), [], [])] } in T; 
Figure 3. Functional representation of static architectures. 
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Load Distribution 
Load distribution seeks to improve the performance of a distributed system, usually in 
terms of response time or resource availability, by allocating workload amongst a set of 
cooperating processors (Evans 1985, Francis 1998, Bilas 2001). In general, load 
distribution can be classified as the following: 
• Static Load Distribution assigns tasks to processors probabilistically or 
deterministically, without consideration of runtime events. This approach is both 
simple and effective when the workload can be accurately characterized and where 
the scheduler is pervasive, in control of all activity, or is at least aware of a consistent 
background over which it makes its own distribution. Problems arise when the 
background load is liable to fluctuations, or there are tasks outside the control of the 
static load distributer. 
• Dynamic Load Distribution is designed to overcome the problems of unknown or 
uncharacterisable workloads, non-pervasive scheduling and runtime variation; any 
situation where the availability of processors, the composition of the workload or the 
interaction of human beings can alter resource requirements or availability. Dynamic 
load distribution systems typically monitor the workload and processors for any 
factors that may affect the choice of the most appropriate assignment and distribute 
jobs accordingly. This very difference between static and dynamic forms of load 
distribution, is the source of the power and interest in dynamic load distribution. 
The essential objective of load distribution is the division of workload amongst a 
cooperating group of processors. This objective may be fulfilled with varying degrees of 
fineness, the exact choice of which, depends on the environment and architecture of the 
parallel system (Hirschberg 1978, Kaplan 1994, Mattel 1999). Load distribution is 
usually described as either load balancing or load sharing. We adopt two concepts in load 
distribution that are used in the strictest sense to describe the degree to which workload is 
distributed, and introduce a third concept to describe the middle ground (Roosta 2001). 
• Load Balancing: Load balancing attempts to ensure that the workload on each 
processor is within a small degree (or balance criterion) of the workload present on 
every other processor in the system. 
• Load Sharing: Load sharing attempts to ensure that the workload only be placed on 
idle processors, and can be viewed as a processor is either idle or busy. 
• Load Levelling: Load levelling occupies the ground between the two extremes of 
load sharing and load balancing. Rather than trying to obtain a strictly even 
distribution of load across all processors, or simply utilizing idle processors, it seeks 
to avoid congestion on any one host. 
In general, Load sharing, levelling and balancing define a continuum form of coarse 
to a fine distribution of workload, and seek to distinguish different load distribution 
schemes. 
The objective of this research lies entirely within the domain of dynamic load 
balancing. For brevity, we will take the more general term of load distribution to stipulate 
only the dynamic form. 
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METHODS 
In this paper, a high-level application specification is combined with a target 
architecture specification to produce a specification of the problem on the architecture. In 
the case of a static architecture, we unfold and transform the problem specification until it 
is in a form where its function structure is isomorphic to that of the static architecture 
representation. The functions for each processor on the architecture are then abstracted 
and compiled to machine code. For a dynamic architecture the specification of the 
problem is cast in terms of what answer messages are required in response to some input 
messages. Transformations are carried out to remove redundant calculations by 
introducing additional message-passing. This allows processors that require intermediate 
results calculated by another processor to receive them in a message rather than 
recalculate the contents of the message locally. The transformation ends when any need 
to access global data in the specification has been transformed out and an efficient 
algorithm has emerged. An overview of this process is illustrated in Figure 4. 
Many possible applications Few architecture specifications 
Knapsack Graph-Reduction Systems 
Fourier Transform 
> < 
Sort 
Dynamic Systems 
> < 
Static Systems 
Specification of Application 
on Architecture 
Remove redundancies, 
and adjust grain size 
Graph Reduction Systems 
(Dataflow Architectures) 
Introduce messages to 
eliminate local 
recalculation of values 
already computed 
^ elsewhere , 
© © © 
Router 
Dynamic Architectures 
(Message-Passing Systems) 
Remove redundancies, 
and partially evaluate 
to a fixed size network 
and aggregate tasks for 
^ processors 
Static Architectures 
(Pipeline Systems) 
Figure 4. Methodology overview. 
Sorting Problem 
We have chosen to use sorting as an example and show how to use the methodology 
to derive parallel sorting algorithms for static (pipeline) and dynamic (message-passing) 
architectures. In general, a sorted list is a permutation of the original list that is in order 
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and preserves the relative ordering of equal elements (Akl 1985, Bitton 1984, Evans 
1985, Rinard 1999, Mattel 1999, Roosta 2000). Thus the position in the sorted list of 
elements Xj (which is in position j in the unsorted list) is 1 plus the number of elements 
smaller than Xj plus the number of elements equal to Xj that are to the left of it in the 
unsorted list. We specify sort in terms of the function Posn which returns the position of 
an item (the first argument) in a list (its second argument). The first item of a list is in 
position 1. 
Posn(Xj, sort[ Xi, ..., Xn]) = 1 + #{ X < Xj | 1 <i <n} + #{ X = Xj | 1 <i <j} 
We intend to transform this specification into a parallel algorithm for a pipeline 
architecture and into another parallel algorithm for a dynamic-message-passing 
architecture. 
Transformation To Pipeline Architecture 
We intend to pipe the N items to be sorted through the pipeline and to emerge them at 
the other end in sorted order, smallest item first. In this case, it will take 0(N) time to 
pipe the elements through pipe, for a near optimal algorithm we need a pipe of length 
0(log N). thus, we have the following architecture-specific problem specification: 
(/o(iogN) . . . » / 3 « /2 •f\)= Sort X. 
Our objective is to derive the functions ( / i , . . . , /
 0(iog N) )• Unfolding the 
specification of sort gives: 
/o(iogN) . . . « / 3 « / 2 « / i X = [(Xj I Posn(Xj, Sort X) = 1), . . . , (Xj | Posn(Xj, Sort 
X)=N)]. 
Consider the final elements of the pipe,/o(iogN). The first thing it does is to produce 
the smallest item. As we are doing comparison based sorting the smallest item in the list 
is determined as the result of a comparison between two items. Before this comparison 
there are two elements that are contenders for smallest and afterwards there is only one. 
The situation before the smallest-element-determining-comparison is something like the 
following: 
X < Xj<Xk . . . 1 < i < N , 1 <j <N, 1 < k < N , i * j * k . . . 
and X p < X q < X r . . . 1 < p <N, 1 < q <N, 1 < r <N, p * q * r . . . 
In this case, the smallest element is either X or Xp and one comparison will 
determine the smallest. Suppose X was the smallest. The next smallest element is then 
either Xp or Xj. We are merging two sorted lists. Clearly the pipeline architectural 
specification of sort suggests that a mergesort is suitable for use with the pipeline 
architecture. So we now simply have to map a recursive mergesort onto a pipeline. This 
can be done as shown in Figure 5. Using a standard type transformation, we transform the 
function TreeStage, that maps the data at one tree level to the next, to a function 
PipeStage that maps the data at the input of one pipe stage to its output. The data at each 
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tree level can be represented as a list(list num); for example [[3,7], [2,8], [1,6], [4,5]] 
represents the output of the four vertical merges. 
[3,7] / [ 7 | 
[2,3.7,8] 
[1.2,3,4.5.6.7,8] 
[2,8] 
[1,6] 
[1,4,5.6] 
[3] 
[2] 
[8] 
[6] 
[11 
[4] 
[4.5 j 
[1,2,3,4,5,6,7.8j [2,3.7,8] [3.7] [1.6] 
[5] 
[ 7 ] [2 ] [6 | [4 | 
PipeStage PipeStage PipeStage Split [7,3,2,8,(>.l.4,5| 
[1.4,5,6] [2,81(4.5] [3J[8][1| 
Figure 5. Mapping of tree Mergesort to Pipeline Mergesort. 
The data at each pipe stage can be represented as a (list list num X list list num); for 
example ([[3,7], [1,6]], [[2,8], [4,5]]) represents the output of the first PipeStage function. 
The structure of the tree can be represented by defining a function BuildTree that 
connects together layers of the tree defined using TreeStage. In the following definitions 
the type-variable alpha will take on the type list num and f will be instantiated to merge. 
declare BuildTree: (alphax alpha->alpha) x list alpha->alpha; 
BuildTree(f, xs) <= BuildTree(f, TreeStage(f, xs)); 
BuildTree(f, x::y::[ ]) <= f(x, y); 
declare TreeStage: (alphax alpha->alpha) x list alpha->list alpha; 
TreeStage(f, xs::ys::rests) <= f(xs, ys):: TreeStage(f, rests); 
TreeStage(f, [xs]) <= [xs]; 
TreeStage(f, [ ] )<=[ ]; 
It can be easily verified that mergesort is equivalent to: 
mergesort(xs) <= BuildTree(merge, map(lambda y => [y], xs)); 
where lambda represents an anonymous function and map is the usual higher-order 
function that applies a function (the first argument) to each element of a list (the second 
argument): 
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map(f, [ ] )<=[ ] ; 
map(f, X::rest) <= f(x)::map(f, rest); 
A data type transformation can be used to synthesis the function PipeStage that maps 
the input of one stage of the pipe to its output, as shown in Figure 6. 
TreeStage 
list list num • list list num 
I 
TreeRep PipeRep 
i I PipeStage 
list list num X list list num • list list numb X list list num 
Figure 6. Data type transformation to synthesis. PipeStage: PipeStage = PipeRep(TreeStage(TreeRep)). 
The function PipeRep converts data in a layer in the tree to the corresponding layer in 
the pipe and the function TreeRep converts data in a layer in the pipe to that in the 
corresponding layer in the tree. PipeStage has the same effect as TreeRep followed by 
TreeStage followed by PipeRep. In the transformations below PipeStage has been defined 
so that it takes the function to be performed on the data (i.e. merge in this case) as an 
extra parameter. This is to illustrate that the transformation will not only work for 
mergesort but for any divide and conquer algorithm that can be partially evaluated to a 
tree algorithm in which the amount of work at each level of the tree is constant. The use 
of higher order functions in this manner will allow libraries of standard transformations 
to be built up and thus will enable considerable computer assistance with mapping of 
specifications onto architectures. 
declare PipeStage: (alphaxalpha->alpha)xlist alphaxlist alpha-> 
list alpha)xlist alpha; 
PipeStage(f, xs, ys) <= PipeRep(TreeStage(f, TreeRep(xs, ys)); 
declare PipeRep: list alpha->list alphaxlist alpha; 
PipeRep is the function that converts the tree layer to the corresponding pipe layer. 
PipeRep(xs) <= (odds xs, evens xs); 
declare odds: list alpha -> list alpha; 
odds x::y::rest <= x::odds rest; 
odds [x] <= [x]; 
odds [ ] < = [ ] ; 
declare evens: list alpha -> list alpha; 
evens x::y::rest <= x:: evens rest; 
evens [x] <= [x]; 
evens [ ] <= [ ]; 
declare TreeRep: list alphaxlist alpha -> list alpha; 
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TreeRep is PipeRep 1, i.e. the function that converts the pipe inputs to the 
corresponding tree inputs. 
TreeRep(x::xs, y::ys) <= x::y::TreeRep(xs, ys); 
TreeRep([ ] ,[])<= ([] ,[]) ; 
TreeRep is only meant to work for list of length 2n. 
Instantiation 
PipeStage(f, xl::x2::xs, yl::y2::ys) 
<= PipeRep(TreeStage(f, TreeRep(xl::x2::xs, yl::y2::ys))); 
Unfold TreeRep 
<= PipeRep(TreeStage(f, xl::yl::x2::y2::TreeRep(xs, ys))); 
Unfold TreeStage 
<=PipeRep(f(xl, yl)::f(x2, y2)::TreeStage(f, TreeRep(xs, ys))); 
Unfold PipeRep 
<= (f(xl, yl)::restl, f(x2,
 y2)::rest2) 
where (restl, rest2) == PipeRep(TreeStage(f, TreeRep(xs, ys))); 
Fold PipeStage 
<= (f(xl, yl)::restl, f(x2,
 y2)::rest2) 
where (restl, rest2) == PipeStage(f, xs, ys); 
Thus 
PipeStage(f, xl::x2::xs, yl::y2::ys) 
<= (f(xl, yl)::restl, f(x2,
 y2)::rest2) 
where (restl, rest2) == PipeStage(f, xs, ys); 
This is the function that each of the processors in the pipe needs to run, with f 
instantiated to merge. It takes 0(N) time on 0(1 og N) processors for a list of length N to 
be sorted and thus the synthesized pipeline mergesort is optimal. In this case, the 
synthesis did not exploit any particular properties of mergesort and is general divide-and-
conquer algorithm to pipeline transformation providing the divide-and-conquer tree 
contains equal amounts of work at each level of the tree. 
Transformation to Message-Passing Architecture 
Transformation to a dynamic-message-passing architecture is achieved by reasoning 
about the set of messages passed between the processors (Roosta 2003). The main 
transformation tools are free-message-instantiation for introducing new messages and 
message-folding which enables a value to be used from an incoming message instead of 
recomputing it locally. The transformation is achieved by introducing rules which state 
which messages arise in response to which other messages. The first rule states what 
initial messages start the calculation off and what answer messages must be produced in 
response. 
Architecture Specification 
We start the sort with one record per processor and sort the records with respect to the 
enumeration of the processors. Thus, the smallest item is moved to processor a (the 
lowest numbered processor carrying out the sort), the next smallest item to processor a+1 
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and so on up to the largest item which is sent to processor a+N-1. In this respect, 
processor a+j, which has record Xj to begin with, wishes to calculate Posn(Xj, Sort X) 
and send its record to processor a+Posn(Xj, Sort X)-l. We can send a continue sort 
message MSG(j, CS(Xj, a, a-l+Length(X), I, X) continuing one of the N items Xj to be 
sorted (and other parameters to enable us to write a workable specification), to each 
processor a+j | 0<j<N-l and in response to it, the processor must send out an answer 
message MSG(a+Posn(Xj, Sort[Xi, . . . , XN]))-1, ANS(Xj) to the processor that needs to 
receive Xj at the end of the sort. 
Rule 1. For all i > 1 (i is an integer used to disambiguate messages from different 
recursive calls to sort) 
MSG(a+j, CS(Xj, a, a-l+Length(X), i, X)) e Messages 0 <j<Length X - l ^ 
MSG(a+Posn(Xj, SortX) - 1, ANS(x)) e Messages 
where Posn returns the position of an item in a list (numbered from 1) and Messages 
denotes the set of all messages that exist in the evaluation of Quicksort. This rule, which 
expresses a property of the messages, operationally implies that when processor a+j 
receives a message MSG(a+j, CS(Xj, a, b, i, X))it is responsible for ensuring that a 
message MSG(a+Posn(Xj, Sort X), ANS(Xj)) is produced. This is because only processor 
a+j is aware of the existence of messages whose destination is a+j, and thus it must make 
rule 1 hold. Rule 1 has a base case, which is when only a single item is being sorted. In 
this case j=0, a=b and Posn(Xj, Sort X) =1. 
Justification: We can start Rule 1 to specialize a dynamic-message-passing architecture 
specification to sort a list X=[Xi, . . . , XN] to give a list Y=[Yi, . . . , YN] on processors 
numbered k=a to b, b=a+N-l. Processor k receives Xk initially and receives Yk at the end 
of the algorithm. 
DMPASort(X, a, b) = [Yi, . . . , YN], where 
MSG(k, ANS(Yk)) e Messages 
Messages = {MSG(a+j, CS(Xa+j, 0, N - l ) ) I 0<j<N-l} u 
{Pk(Filter(k, Messages), 1) | 0<k<N-l} 
Filter(k, MS) = {m e MS | m = MSG(k, _ ) } 
P(MessagesLn, i) = 
Let {MSG(a+j, CS(Xj, a, b, i, X ) )} u OtherMessagesLn = MessagesLn in 
if (a = b) 
then {MSG(k, ANS(Xj))}uPk (OtherMessagesLn, i+1) 
else FreeMessagesOutu{MSG(destination, ANS(Xj))}uPk(OtherMessagesLn, i+1) 
where destination = a+Posn(Xj, Sort X) - 1. 
The last parameter (i) of Pk is equal to the number of the iteration of the current call to 
Pk and is incremented on each new recursive call to Pk. It is used to disambiguate 
messages from different recursive calls. The initial program contains the free variable 
FreeMessagesOut in the message stream emerging from Pk; any value of 
FreeMessagesOut that is consistent with Rule 1 provides a correct specification for sort; 
for example an empty set. To prove that this specification satisfies Rule 1, messages can 
be instantiated to 
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MSG(a+j, CS(Xj, a, a-l+Length(X), 1, hX)) | l<j<Length X 
and the program code can be unfolded until 
MSG(a + Posn(Xj, Sort X) - 1, ANS(Xj) ) | l<j<Length X 
appears in the messages as well. In this case, the function Pk relies on access to the whole 
of the list to be sorted (X) and this is initially present as the last parameter of the CS 
message sent to processor k, but X will be removed during the transformation. Moreover, 
each processor individually calculates the position of its item in the final list and sends 
out a corresponding answer message. Clearly this is not a very efficient parallel algorithm 
as each processor duplicates all of the sorting work. The aim of the following section 
(transformation) is to remove this redundancy, replacing it by inter-processor 
communication whereby useful results computed by one processor are transmitted to the 
processor that needs them. 
Transformation Justification 
Consider processor a+j, in which it is trying to move its record Xj to a processor 
which is higher numbered that the destination processors of all items less than Xj and all 
items equal to Xj which were originally on a lower numbered processor than Xj. 
processor j can use EQN 1 (the sort specification in terms of position) to calculate the 
processor to which its time should be sent. There are two summations and n comparisons 
in EQN 1 and since the records are distributed across the processors, interprocessor 
communication is required to carry them out. In order to carry out the comparisons, the 
value of the item on processor a+j is required by all processors k, a<k<b. this item can be 
broadcast to all processors by processor a+j in 0(1) time if a broadcast mechanism is 
available (as it is, for example, on the Connection Machine) or in 0(log N) time using a 
tree connection of processors. Comparison of processor a+j's item with everyone elses 
takes 0(1) time in parallel and the summations can be done in 0(1 og N) by employing a 
binary tree connection of the processors. Processor a+j can then send its item to its final 
destination. The other processors could carry out similar calculations to those of 
processor a+j and then send their items to the appropriate destinations (this would carry 
out an enumeration sort with many duplicated calculations). Alternatively the information 
gathered by processor a+j can be reused by the other processors. Each processor knows 
whether its item is less than, equal to or greater than the item on processor a+j, Xj. 
Clearly all items greater than Xj must be sent to a higher numbered processor than Xj's 
destination and items less than Xj must be sent to a lower numbered processor than Xj's 
destination. 
Without further calculation, the processors do not know exactly which processor to 
send their items to, but suppose, as an initial approximation, the items were just sent to an 
appropriately numbered processor (compared with the destination processor for Xj) 
preserving their original ordering. On processors a to a+#{ X < Xj | 1 < i < N} - 1 the 
original conditions of a sort would have been recreated for items greater than Xj. 
performing these two sorts and moving items equal to Xj into the remaining processors 
preserving their original ordering would clearly be the basis for a parallel quicksort with 
Xj as the pivot element as shown in Figure 7. 
Extra message passing is introduced by instantiating the free variable 
FreeMessagesOut in the specification of Pk. For example, suppose the set of messages 
already contains the message Ml= MSG(Destl, Contentsl). To introduce some message 
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M2= MSG(Dest2, Contents2) into the set of messages, a new rule is added which states 
that M l e messages => M2e messages. Processor Destl (which received Ml) is then 
charged with ensuring that M2 appears. This is achieved by instantiating PDesti's free 
variable FreeMessagesOut to M2uFreeMessagesOut2. Processor Dest2 will then receive 
Content2 in a message. If Contents2 appears as a sub-expression in the body of PDest2, for 
example in a where clause, its calculation can be replaced by the contents of the message. 
The message is extracted from Messagesln using a let-clause. 
Item 
Processor 
Item 
Processor 
g e b a c d f 
1 2 3 4 5 6 7 
choose d as pivot 
items < pivot 
b a c 
i 
items = pivot 
d 
a b c 
1 2 3 
d 
4 
items > pivot 
g e f 
c f g 
5 6 7 
Figure 7. Parallel Quicksort. 
For example, in the body of the message recipient, we can replace the expression E(x) 
where x=y+z with let MSG(k, ValueOfxIs(x))uRest=MessagesIn in E(x) providing we 
have introduced the message 'ValueOfxIs' by instantiating FreeMessagesOut of some 
other processor. In this way a novel parallel quicksort can be formally synthesized. For 
the full mathematical synthesis the reader is referred to another paper (Mattel 99). The 
operation of the synthesized algorithm is as follows. Consider sorting the first seven 
letters of the alphabet on seven processors numbered 1 to 7 initially organized as a depth 
first numbered tree as shown in Figure 8. 
Figure 8. Depth first numbered tree with items to be sorted. 
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The first stage of the algorithm requires the processors to agree on a pivot element 
which they will all use. The scheme in Figure 9 can be used to find a pivot near the mean 
of the elements. Figure 9 shows how each processor (except the leaf processors) receives 
a triple from its children containing the best pivot so far, the sum of the elements so far, 
and the number of elements so far. For the purposes of summing the values of the items 
to be sorted, the letters of the alphabet have been assigned values as follows: a=l, b=2, 
c=3, d=4, e=5, f=6, and g=7. 
(d, 28, 7) 
g 
(c,9,3). (d, 12,3) 
b 
(a. 1,1) / \ ( c , 3 . I) (d, 4,1) / \ (f, 6,1) 
f 
Figure 9. Calculate pivot. 
The processor adjusts the sum and number of elements so far so that its own element 
is included and sends these to its parent together with the new best pivot so far. The new 
best pivot so far is the one of the three elements known to the processor that is nearest to 
the mean so far. For example, processor 2 which contains e chooses c as the best pivot to 
send to processor 1, because c is closer in value to 9/3=3 than a or e. the pivot can be 
broadcast down the tree in 0(1 og N) time as illustrated in Figure 10. The processors each 
compare their item with the pivot and as shown in Figure 11, produce a triple: 
• (1,0,0) if the item is less than the pivot. 
• (0,1,0) if the item is equal to the pivot, and 
• (0,0,1) if the item is greater than the pivot. 
/ \ 
d d 
I I 
/ \ 
1 t 
Figure 10. Broadcast Pivot. 
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(0,0,1) g > d 
(0,0,1) o d 
a < d 
(1,0,0) 
c< d d =d 
(1,0,0) (0,1,0) 
b < d (1,0,0) 
f > d 
(0,0,1) 
Figure 11. Comparison with Pivot (pivot is d). 
We can add up the numbers of items less than, equal to, and greater than the pivot in 
0(log N) time as shown in Figure 12. The answer (3,1,3) indicates than three items are 
less than the pivot and will be sent to processors 1 to 3, that one item is equal to the pivot 
and will be sent to processor 4 and that three items are greater than the pivot and will be 
sorted on processors 5, 6, and 7. 
(3,1,3) 
g 
(2,0,1)- (1,1,1) 
b 
(1,0,0) / \ (1,0,0) (0,1,1 / \ (0,0,1) 
Figure 12. Add the triples. 
Let #L be the number of items less than the pivot, #E be the number of items equal to 
the pivot and #G be the number of items greater than the pivot. Consider some processors 
a+j: if its item is less than the pivot then the destination for the item is a plus the number 
of items on processors a to a+j-1 that are less than the pivot. If its item is greater than the 
pivot then the destination is #L+#E+(the number of items greater than the pivot on 
processors lower numbered than j). If its item is equal to the pivot then the destination is 
#L+(the number of items equal to the pivot on processors lower numbered than j). the 
root processor (in this case processor 1; the one with g on it) sends the g to the lowest 
numbered available processor sorting items greater than the pivot (processor 5). It then 
informs its left child that the lowest numbered available processor destination for items 
less than, equal to and greater than the pivot are (1,4,6) respectively. The root processor 
known that its left subtree contains (2,0,1) items less than, equal to and greater than the 
pivot respectively, and that its item is greater than the pivot and thus uses one destination 
processor for items greater than the pivot. It therefore informs its right child that 
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(1,4,6)+(2,0,1)=(3,4,6) are the destination processor numbers available to the right child. 
Each child uses the same technique to inform its children of the available processors as 
shown in Figure 13. In Figure 13 each processor (except the root) receives a triple from 
its parent, adds its pivot comparison triple (from Figure 11) and sends the result triple to 
the left child. It then adds the triple received from the left child in Figure 12 and sends the 
new result to the right child. It does not matter that some of the processor numbers go out 
of range because they won't be used. For example, (4,5,7) is sent to the processor which 
has f on it and it does not matter that the 5 is out of range because only the 7 will be used. 
The sort continues separately for the items less than and greater than the pivot as 
illustrated in Figure 14. 
The sort ends when the number of processors in each new sort group is one. At this 
point processor a+i will contain the ith smallest element because the algorithm 
continually sends smaller items to lower numbered processors. 
Destinations 
a 
1 
< 
c 
2 
b 
3 
= 
cl 
1 
g 
5 
> 
e 
6 
f 
7 (1,4.6) 
c 
(1,4 ,7) / \(2,4, 7) 
(1,4,5) 
e 
(3.4,7) 
b 
(4,4,7) 
,1 
(4,5,7) 
Figure 13. Determine destination messages. 
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d 
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ac b d g e f 
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Figure 14. Continue sort using new trees. 
CONCLUSIONS 
We presented a new methodology for systematically synthesizing programs for 
various parallel architectures. The key contributions of this paper are: 
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• Developing a design approach that machine independent issues such as 
concurrency and scalability are considered early, and independent aspects such as 
locality and performance related issues are considered later in the design process. 
• Developing a program transformation mechanism that supports static and 
dynamic parallel architectures. 
• Developing a basic strategy for resource management on a distributed system 
with a solid theoretical basis and proven experimental validity. 
• Developing a program transformation mechanism that can be used to derive a 
parallel algorithm that automatically exploits the implicit parallelism in a 
functional language program. 
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